Technical data

• 6U, cPCI, four-DSP, two-FPGA, combined architecture
• Two LYRIO+ very-high-speed expansion sites
• 128 MB external SDRAM per DSP and per FPGA
• Six, 8-Gbps, onboard RapidCHANNEL links
• Model-based design flow support